Alibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwinds

wccftech.com

Alibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwinds

wccftech.com

cm0002@midwest.social to

RISC-V@programming.dev · 2 months ago

Alibaba's XuanTie C950 chip hits 30 tokens/second, with a 1.9-second first-token latency, on Qwen-3.8 27B - no emulation layer required.

You must log in or register to comment.

Chat

RISC-V@programming.dev

riscv@programming.dev

Create a post

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@programming.dev

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

riscv.org

Youtube

Matrix space

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

1 user / day
1 user / week
1 user / month
10 users / 6 months
0 local subscribers
140 subscribers
107 Posts
0 Comments
Modlog