cm0002@midwest.social · 2 months agoAlibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwindsplus-squarewccftech.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkAlibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwindsplus-squarewccftech.comcm0002@midwest.social · 2 months agomessage-square0linkfedilink
cm0002@infosec.pub · 2 months agoGCC 17 Now Supports Using -mtune=native -mcpu=native On RISC-Vplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkGCC 17 Now Supports Using -mtune=native -mcpu=native On RISC-Vplus-squarewww.phoronix.comcm0002@infosec.pub · 2 months agomessage-square0linkfedilink
ludrol@programming.dev · 3 months agoA Third World Embedded Engineer Responds to "RISC-V: They Should Have Known Better"plus-squarervembedded.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10cross-posted to: riscv@programming.dev
arrow-up11arrow-down1external-linkA Third World Embedded Engineer Responds to "RISC-V: They Should Have Known Better"plus-squarervembedded.comludrol@programming.dev · 3 months agomessage-square0linkfedilinkcross-posted to: riscv@programming.dev
ludrol@programming.devEnglish · 3 months agoRISC-V: They Should Have Known Better - Dmitry.GRplus-squaredmitry.grexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkRISC-V: They Should Have Known Better - Dmitry.GRplus-squaredmitry.grludrol@programming.devEnglish · 3 months agomessage-square0linkfedilink
cm0002@lemy.lol · 3 months agoPoCL 7.2-RC1 Brings Official OpenCL 3.0 Conformance On RISC-V & x86_64 CPUsplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkPoCL 7.2-RC1 Brings Official OpenCL 3.0 Conformance On RISC-V & x86_64 CPUsplus-squarewww.phoronix.comcm0002@lemy.lol · 3 months agomessage-square0linkfedilink
cm0002@lemdro.idMEnglish · 3 months agoPushing the limits of RISC-V emulationplus-squareshuklaayu.shexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkPushing the limits of RISC-V emulationplus-squareshuklaayu.shcm0002@lemdro.idMEnglish · 3 months agomessage-square0linkfedilink
cm0002@infosec.pub · 3 months agoNetBSD 11.0 Released With RISC-V Support, Enhanced Linux System Call Compatibilityplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkNetBSD 11.0 Released With RISC-V Support, Enhanced Linux System Call Compatibilityplus-squarewww.phoronix.comcm0002@infosec.pub · 3 months agomessage-square0linkfedilink
cm0002@lemy.lol · 3 months agoNetBSD 11.0 Brings RISC-V Support, Linux Compatibility Improvementsplus-squarelinuxiac.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkNetBSD 11.0 Brings RISC-V Support, Linux Compatibility Improvementsplus-squarelinuxiac.comcm0002@lemy.lol · 3 months agomessage-square0linkfedilink
cm0002@lemy.lol · 3 months agoGNU Binutils 2.47 Released with New RISC-V Improvementsplus-squarelinuxiac.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkGNU Binutils 2.47 Released with New RISC-V Improvementsplus-squarelinuxiac.comcm0002@lemy.lol · 3 months agomessage-square0linkfedilink
cm0002@lemy.lol · 3 months agoConflict to Compliance: RISC-V Extension Migration Across Spec, HW, and SWplus-squareriscv.orgexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkConflict to Compliance: RISC-V Extension Migration Across Spec, HW, and SWplus-squareriscv.orgcm0002@lemy.lol · 3 months agomessage-square0linkfedilink
cm0002@lemy.lol · 3 months agoGNU Binutils 2.47 Released With More RISC-V Extensions, New Optionsplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkGNU Binutils 2.47 Released With More RISC-V Extensions, New Optionsplus-squarewww.phoronix.comcm0002@lemy.lol · 3 months agomessage-square0linkfedilink
cm0002@lemy.lol · 4 months agoHFI BIOS Aims To Provide A POST-Like Power On Screen & BIOS Setup Utility For RISC-Vplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkHFI BIOS Aims To Provide A POST-Like Power On Screen & BIOS Setup Utility For RISC-Vplus-squarewww.phoronix.comcm0002@lemy.lol · 4 months agomessage-square0linkfedilink
cm0002@lemy.lol · 4 months agoLinux 7.2 Enabling UltraRISC RISC-V Support In The Default Kernel Buildplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkLinux 7.2 Enabling UltraRISC RISC-V Support In The Default Kernel Buildplus-squarewww.phoronix.comcm0002@lemy.lol · 4 months agomessage-square0linkfedilink
cm0002@libretechni.caEnglish · 4 months agoRISCBoy: Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sinkplus-squaregithub.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkRISCBoy: Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sinkplus-squaregithub.comcm0002@libretechni.caEnglish · 4 months agomessage-square0linkfedilink
cm0002@lemy.lol · 4 months agoModder builds 8,192-core GPU at home out of RISC-V microcontrollers — full "graphics card" draws over 2,000 watts of power, requires a 3D printer to programplus-squarewww.tomshardware.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkModder builds 8,192-core GPU at home out of RISC-V microcontrollers — full "graphics card" draws over 2,000 watts of power, requires a 3D printer to programplus-squarewww.tomshardware.comcm0002@lemy.lol · 4 months agomessage-square0linkfedilink
cm0002@lemy.lol · 4 months agoLinux 7.2-rc2 Raising The Default RISC-V 64-bit CPU Limit To 256 Coresplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkLinux 7.2-rc2 Raising The Default RISC-V 64-bit CPU Limit To 256 Coresplus-squarewww.phoronix.comcm0002@lemy.lol · 4 months agomessage-square0linkfedilink
cm0002@lemy.lol · 4 months agoRISC-V RVV Vector Performance Benchmarks With The SpacemiT K3 SoCplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkRISC-V RVV Vector Performance Benchmarks With The SpacemiT K3 SoCplus-squarewww.phoronix.comcm0002@lemy.lol · 4 months agomessage-square0linkfedilink
cm0002@lemy.lol · 4 months agoQSOE 0.1 Debuts as a QNX-Inspired Open-Source OS for RISC-Vplus-squarelinuxiac.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkQSOE 0.1 Debuts as a QNX-Inspired Open-Source OS for RISC-Vplus-squarelinuxiac.comcm0002@lemy.lol · 4 months agomessage-square0linkfedilink
cm0002@lemy.lol · 4 months agoLinux 7.2 RISC-V Reduces Kernel Startup Overhead, Eswin SoC Support By Defaultplus-squarewww.phoronix.comexternal-linkmessage-square0linkfedilinkarrow-up11arrow-down10
arrow-up11arrow-down1external-linkLinux 7.2 RISC-V Reduces Kernel Startup Overhead, Eswin SoC Support By Defaultplus-squarewww.phoronix.comcm0002@lemy.lol · 4 months agomessage-square0linkfedilink