Variable: Pat Gelsinger referrer to Arrow Lake as a small die. Certainly some of that is due to the tile architecture but Intel could also have shortened the pipeline which would reduce clocks outside of the process/ transistor changes (while also improving latency).
Good analysis though. We probably won’t see higher clocks until later versions.
What are cinebench and passmark scores with this config?